

# DCR2400B85



## **Phase Control Thyristor**

**Preliminary Information** 

DS5746-3.5 January 2009 (LN 26573)

## FEATURES

- Double Side Cooling
- High Surge Capability

## **APPLICATIONS**

- High Power Drives
- High Voltage Power Supplies
- Static Switches

#### **VOLTAGE RATINGS**

Part and Ordering Number	Repetitive Peak Voltages V <sub>DRM</sub> and V <sub>RRM</sub> V	Conditions
DCR2400B85* DCR2400B80 DCR2400B75 DCR2400B70	8500 8000 7500 7000	$\begin{array}{l} T_{vj} = -40 \ ^{\circ}C \ to \ 125 \ ^{\circ}C, \\ I_{DRM} = I_{RRM} = 300 \ ^{\circ}MA, \\ V_{DRM}, \ V_{RRM} \ t_p = 10 \ ^{\circ}ms, \\ V_{DSM} \& \ V_{RSM} = \\ V_{DRM} \& \ V_{RRM} + 100 \ ^{\circ}V \ ^{\circ}respectively \end{array}$

Lower voltage grades available. \*8200V @ -40°C, 8500V @ 0°C

#### **ORDERING INFORMATION**

When ordering, select the required part number shown in the Voltage Ratings selection table.

For example:


#### DCR2400B85

Note: Please use the complete part number when ordering and quote this number in any future correspondence relating to your order.

#### **KEY PARAMETERS**

8500V
2370A
32500A
1500V/μs
300A/μs

#### \* Higher dV/dt selections available



#### Fig. 1 Package outline



## **CURRENT RATINGS**

 $T_{case}$  = 60 °C unless stated otherwise

Symbol	Parameter	Test Conditions		Units
Double Si	de Cooled			
I <sub>T(AV)</sub>	Mean on-state current	Half wave resistive load	2370	А
I <sub>T(RMS)</sub>	RMS value	-	3723	А
Ι <sub>Τ</sub>	Continuous (direct) on-state current	-	3500	А

## SURGE RATINGS

Symbol	Parameter	Test Conditions	Max.	Units
I <sub>TSM</sub>	Surge (non-repetitive) on-state current	10ms half sine, T <sub>case</sub> = 125 °C	32.5	kA
l <sup>2</sup> t	I <sup>2</sup> t for fusing	V <sub>R</sub> = 0	5.28	MA <sup>2</sup> s

## THERMAL AND MECHANICAL RATINGS

Symbol	Parameter	Test Condition	Min.	Max.	Units	
R <sub>th(j-c)</sub>	Thermal resistance – junction to case	Double side cooled	DC	-	0.007	℃/W
		Single side cooled	Anode DC	-	0.0116	℃/W
			Cathode DC	-	0.0181	°C/W
R <sub>th(c-h)</sub>	Thermal resistance – case to heatsink	Clamping force 76.0kN	Double side	-	0.0014	°C/W
		(with mounting compound)	Single side	-	0.0028	°C/W
$T_{vj}$	Virtual junction temperature	On-state (conducting)		-	135	°C
		Reverse (blocking)		-	125	°C
T <sub>stg</sub>	Storage temperature range			-55	125	°C
Fm	Clamping force			68.0	84.0	kN



## **DYNAMIC CHARACTERISTICS**

Symbol	Parameter	Test Conditions		Min.	Max.	Units
I <sub>RRM</sub> /I <sub>DRM</sub>	Peak reverse and off-state current	At V <sub>RRM</sub> /V <sub>DRM</sub> , T <sub>case</sub> = 125 °C		-	300	mA
dV/dt	Max. linear rate of rise of off-state voltage	To 67% V <sub>DRM</sub> , T <sub>j</sub> = 125°C, ga	ate open	-	1500	V/µs
dl/dt	Rate of rise of on-state current	From 67% $V_{\text{DRM}}$ to 2x $I_{\text{T}(\text{AV})}$	Repetitive 50Hz	-	150	A/µs
		Gate source 30V, 10Ω,	Non-repetitive	-	300	A/µs
		tr < 0.5µs, Tj = 125 ℃				
V <sub>T(TO)</sub>	Threshold voltage – Low level	500 to 2400A at $T_{case} = 125$	°C	-	1.037	V
	Threshold voltage – High level	2400 to 72000A at T <sub>case</sub> = 125 ℃		-	1.229	V
r <sub>T</sub>	On-state slope resistance – Low level	500A to 2400A at T <sub>case</sub> = 125 ℃		-	0.487	mΩ
	On-state slope resistance – High level	2400A to 72000A at T <sub>case</sub> = 125 ℃		-	0.398	mΩ
t <sub>gd</sub>	Delay time	$V_D = 67\% V_{DRM}$ , gate source 30V, 10 $\Omega$		-	3	μs
		t <sub>r</sub> = 0.5µs, T <sub>j</sub> = 25 ℃				
t <sub>q</sub>	Turn-off time	$T_j = 125 ^{\circ}C, V_R = 200V, dl/dt = 1A/\mu s,$		600	1000	μs
		$dV_{DR}/dt = 20V/\mu s$ linear				
Qs	Stored charge	$I_T = 2000A, T_j = 125 ^{\circ}C, dI/dt - 1A/\mu s,$		6200	9000	μC
ΙL	Latching current	$T_j = 25 ^{\circ}\text{C}, V_D = 5 \text{V}$		-	3	А
Ι <sub>Η</sub>	Holding current	$T_j = 25 ^{\circ}C, R_{G-K} = \infty, I_{TM} = 50$	0A, I <sub>T</sub> = 5A	-	300	mA







Symbol	Parameter	Test Conditions	Max.	Units
V <sub>GT</sub>	Gate trigger voltage	$V_{\text{DRM}} = 5V, T_{\text{case}} = 25 ^{\circ}\text{C}$	1.5	V
$V_{GD}$	Gate non-trigger voltage	At 50% V <sub>DRM,</sub> T <sub>case</sub> = 125 ℃	0.4	V
I <sub>GT</sub>	Gate trigger current	$V_{DRM} = 5V, T_{case} = 25 ^{\circ}C$	400	mA
I <sub>GD</sub>	Gate non-trigger current	At 50% V <sub>DRM,</sub> T <sub>case</sub> = 125℃	15	mA

## **CURVES**

SEMICONDUCTOR





#### **V<sub>TM</sub> EQUATION**

 $V_{TM} = A + Bln (I_T) + C.I_T + D.\sqrt{I_T}$ 

Where A = 0.907134 B = -0.011004 C = 0.000304 D = 0.012936 these values are valid for  $T_j$  = 125 °C for  $I_T$  500A to 7200A






Fig.5 Maximum permissible heatsink temperature, double side cooled – sine wave



DCR2400B85

lon ∎ion implant



- - Double Side Cooling

Anode Side Cooling

Cathode Sided Cooling

18

16

14

12 10

8

6

4

2

0

0.001


0.01

0.1

Time (s)

1

Thermal Impedance, Zthli-c) ( °C/kW)



		1	2	3	
Double side cooled	R <sub>i</sub> (℃/kW)	0.502	1.333	2.9559	2
	T <sub>i</sub> (s)	0.0137081	0.0548877	0.3311925	1
Anode side cooled	R <sub>i</sub> (℃/kW)	1.3035	3.138	1.1859	5
	T <sub>i</sub> (s)	0.0251065	0.2410256	1.0806	1
Cathode side cooled	R <sub>i</sub> (℃/kW)	1.2616	2.6216	13.3603	0
	T <sub>i</sub> (s)	0.0245837	0.2005035	5.7854	1

 $Z_{th} = \sum [R_i x (1-exp. (t/t_i))]$ [1]

 $\Delta \textbf{R}_{\text{th(j-c)}}$  Conduction

Tables show the increments of thermal resistance  $R_{\text{th}(j\cdot c)}$  when the device operates at conduction angles other than d.c.

D	ouble side cooling		Double side cooling Anode Side Cooling				Ca	Cathode Sided Co		
	$\Delta Z_{th}$	(z)		ΔZ	th (Z)		ΔZ	<sub>th</sub> (z)		
θ°	sine.	rect.	θ°	sine.	rect.	θ°	sine.	re		
180	0.70	0.48	180	0.67	0.47	180	0.67	0		
120	0.80	0.68	120	0.77	0.66	120	0.77	0		
90	0.90	0.78	90	0.87	0.75	90	0.87	0		
60	1.00	0.89	60	0.95	0.86	60	0.95	0		
30	1.07	1.01	30	1.02	0.96	30	1.02	0		
15	1.10	1.07	15	1.05	1.02	15	1.05	1		

Fig.9 Maximum (limit) transient thermal impedance – junction to case (°C/kW)


10


100

DCR2400B85

© Z Tion Implant







DCR2400B85

© Z Tion Implant




Fig14 Gate Characteristics




Fig. 15 Gate characteristics

© 2 Ion Implant

DCR2400B85

**C BYNCX** 



@2 Ion Implant

## PACKAGE DETAILS

For further package information, please contact Customer Services. All dimensions in mm, unless stated otherwise. DO NOT SCALE.

SID ANGLE PROJECTION O DO NOT SCALE IF IN DOUBT ASK	Device DCR5050B22 DCR4590B28 DCR3790B42 DCR3480B52 DCR2880B65 DCR2400B85	Maximum Thickness (mm) 34.565 34.64 34.87 34.99 35.25 35.61	Minimum Thickness (mm) 34.115 34.19 34.42 34.54 34.8 35.16
FOR PACKAGE HEIGHT SEE Clamping force: 76kN : Lead length: 420m Lead terminal connector: Package outline type c	m M4 ring		

Fig.16 Package outline



#### POWER ASSEMBLY CAPABILITY

The Power Assembly group was set up to provide a support service for those customers requiring more than the basic semiconductor, and has developed a flexible range of heatsink and clamping systems in line with advances in device voltages and current capability of our semiconductors.

We offer an extensive range of air and liquid cooled assemblies covering the full range of circuit designs in general use today. The Assembly group offers high quality engineering support dedicated to designing new units to satisfy the growing needs of our customers.

Using the latest CAD methods our team of design and applications engineers aim to provide the Power Assembly Complete Solution (PACs).

#### HEATSINKS

The Power Assembly group has its own proprietary range of extruded aluminium heatsinks which have been designed to optimise the performance of Dynex semiconductors. Data with respect to air natural, forced air and liquid cooling (with flow rates) is available on request.

For further information on device clamps, heatsinks and assemblies, please contact your nearest sales representative or Customer Services.

Stresses above those listed in this data sheet may cause permanent damage to the device. In extreme conditions, as with all semiconductors, this may include potentially hazardous rupture of the package. Appropriate safety precautions should always be followed.



http://www.dynexsemi.com

e-mail: power\_solutions@dynexsemi.com

#### HEADQUARTERS OPERATIONS **DYNEX SEMICONDUCTOR LTD** Doddington Road, Lincoln Lincolnshire, LN6 3LF. United Kingdom. Tel: +44(0)1522 500500 Fax: +44(0)1522 500550

CUSTOMER SERVICE Tel: +44(0)1522 502753 / 502901. Fax: +44(0)1522 500020

© Dynex Semiconductor 2003 TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRODUCED IN UNITED KINGDOM.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products provides failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.