

POSEICO SPA

Via N. Lorenzi 8, 16152 Genova - ITALY Tel. +39 010 6556234 - Fax +39 010 6557519

Sales Office:

Tel. +39 010 6556775 - Fax +39 010 6442510

# PHASE CONTROL THYRISTOR AT940

Repetitive voltage up to 2800 V

Mean on-state current 4595 A

Surge current 75 kA

### **TARGET SPECIFICATION**

dic 03 - ISSUE: 1


Symbol	Characteristic	Conditions	Tj [°C]	Value	Unit
BLOCK	KING				
V RRM	Repetitive peak reverse voltage		125	2800	V
V RSM	Non-repetitive peak reverse voltage		125	2900	٧
V DRM	Repetitive peak off-state voltage		125	2800	٧
I RRM	Repetitive peak reverse current	V=VRRM	125	300	mA
I DRM	Repetitive peak off-state current	V=VDRM	125	300	mA
CONDU	JCTING				
I T (AV)	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		4595	Α
I T (AV)	Mean on-state current	180° sin, 50 Hz, Tc=85°C, double side cooled		3700	Α
I TSM	Surge on-state current	sine wave, 10 ms	125	75.0	kA
l² t	I² t	without reverse voltage		28125 x1E3	A²s
Vт	On-state voltage	On-state current = 10500 A	25	1.70	V
V T(TO)	Threshold voltage		125	1.00	V
rт	On-state slope resistance		125	0.070	mohm
SWITC	•				
di/dt	Critical rate of rise of on-state current, min.	From 75% VDRM, gate 10V 5ohm	125	200	A/µs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of VDRM	125	1000	V/µs
td	Gate controlled delay time, typical	VD=100V, gate source 10V, 10 ohm , tr=.5 μs	25	1000	μs
tq	Circuit commutated turn-off time, typical	dV/dt = 20 V/µs linear up to 75% VDRM	20	500	μs
Q rr	Reverse recovery charge	di/dt=-20 A/µs, I= 2150 A	125	300	μC
l rr	Peak reverse recovery current	VR= 50 V	120		A
Iн	Holding current, typical	VD=5V, gate open circuit	25	500	mA
l L	Latching current, typical	VD=3V, gate open circuit VD=12V, tp=30µs	25	1000	mA
	Latering current, typical	ν Β-12ν, φ-30μ3	20	1000	IIIA
GATE	Cata triangualtana	VD-42V	25	2.5	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V GT	Gate trigger voltage	VD=12V	25	3.5	V
I GT	Gate trigger current	VD=12V	25	400	mA
V GD	Non-trigger gate voltage, min.	VD=VDRM	125	0.25	V
V FGM	Peak gate voltage (forward)			10	V
I FGM	Peak gate current			10	A
V RGM	Peak gate voltage (reverse)			10	V
P GM	Peak gate power dissipation	Pulse width 100 μs		150	W
PG	Average gate power dissipation			3	W
MOUN	TING				
R th(j-h)	Thermal impedance, DC	Junction to heatsink, double side cooled		8.5	°C/kW
R th(c-h)	Thermal impedance	Case to heatsink, double side cooled		2	°C/kW
Тj	Operating junction temperature			-30 / 125	°C
F	Mounting force			80	kN
	Mass			3000	g

## AT940 PHASE CONTROL THYRISTOR




TARGET SPECIFICATION dic 03 - ISSUE: 1


#### ON-STATE CHARACTERISTIC Tj = 125 °C




#### SURGE CHARACTERISTIC Tj = 125 °C



## TRANSIENT THERMAL IMPEDANCE DOUBLE SIDE COOLED





Cathode terminal type DIN 46244 - A 4.8 - 0.8 Gate terminal type AMP 60598 - 1

in mm

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2  $\mu m$ .

In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (simbols over shaded background) and characteristics is reported.

